

Europäisches Patentamt  
European Patent Office  
Office européen des brevets



(11) EP 0 718 776 A2

(12)

## EUROPEAN PATENT APPLICATION

(43) Date of publication:  
26.06.1996 Bulletin 1996/26

(51) Int Cl.<sup>6</sup> G06F 13/40, G06F 9/445

(21) Application number: 96104145.6

(22) Date of filing: 11.12.1991

(84) Designated Contracting States:  
DE FR GB IT

(30) Priority: 12.12.1990 JP 401447/90

(62) Application number of earlier application in  
accordance with Art. 76 EPC: 91121291.8

(71) Applicant: CANON KABUSHIKI KAISHA  
Tokyo (JP)

(72) Inventor: Taguchi, Tomishige  
Ohta-ku, Tokyo 146 (JP)

(74) Representative: Pellmann, Hans-Bernd, Dipl.-Ing.  
Patentanwaltsbüro  
Tiedtke-Bühling-Kinne & Partner  
Bavariaring 4  
80336 München (DE)

### Remarks:


This application was filed on 15 - 03 - 1996 as a  
divisional application to the application mentioned  
under INID code 62.

(54) Electronic apparatus having connection means

(57) A device detachably connected to an informa-  
tion processing apparatus, said device comprising first  
memory means for storing data, is characterized by sec-

ond memory means for storing a device driver for said  
device, which will be loaded into said information  
processing apparatus.

FIG. 1



EP 0 718 776 A2

## Description

### BACKGROUND OF THE INVENTION

#### Field of the Invention

The invention relates to an electronic apparatus and, more particularly, to an electronic apparatus in which a detachable IC card is connected to an IC card junction portion and a CPU bus of the electronic apparatus main body is connected to the IC card by the junction portion and the IC card is used as an external memory device.

#### Related Background Art

Fig. 8 shows an external view of a conventional data processing apparatus such as personal computer, word processor, or the like and an IC card which is used as a small external memory device for the data processing apparatus.

A construction of a data processing apparatus 90 shown in Fig. 8 is used in a word processor, a personal computer, or the like and has a display 68 comprising an LCD panel or the like and a keyboard 86 as user interface means. The apparatus 90 also has an IC card 50 as an external memory device. Reference numeral 91 denotes an eject lever to remove the IC card 50.

As shown in Fig. 9, a control system of the data processing apparatus 90 comprises: a CPU 65; various control circuits which are connected to a data/address bus of the CPU 65; the display 68; a power source (P/S) section 84; and the key input section 86.

The IC card 50 is connected through an IC card connector 60 in a slot which is formed in the side wall of the keyboard 86 in Fig. 8.

The IC card is used as a memory area to store processing data of the apparatus main body, operation data or KANJI (Chinese characters) font data which has already been stored in the card, or data of utility software, or the like.

A plurality of read only memories (ROMs) 54 and a plurality of random access memories (RAMs) 55 are enclosed in the IC card 50 and are connected to the IC card connector 60 through a buffer 53 and a junction portion 51 by an address/data/control bus 56.

The address/data/control bus of the data processing apparatus 90 and signal lines of a power source and the like are also connected from the apparatus main body to the IC card connector 60 through a buffer 62 as necessary as shown in Fig. 10. The signal is connected to the IC card 50 by the connector.

To the address/data/control bus of the CPU 65, there are connected: a KANJI (or Chinese characters) ROM 69; a DMA controller 70; an RAM 82; an ROM 83; a timer 81; an I/O controller 71; a display controller 66 to control the input/output operation for the displays 68 and keyboard 86; a key input controller 85; and the like.

An external expansion bus connector 89 is provided on the rear wall (not shown in Fig. 8) of the main body. A hard disc or an external control unit can be connected to the external expansion bus connector 89 through an exclusive control board and can be used to expand the external memory or to control the apparatus.

In recent years, the realization of miniaturization of the apparatus is more and more progressed. In the apparatus as mentioned above, it is becoming impossible to provide a space enough to attach both of the connector 60 for the IC memory and the external expansion bus connector 89. For instance, there are also commercially available a portable data processing apparatus and the like such as IC card system pocketbook, IC card electronic calculator, and the like having a small space only for providing a connector terminal for the IC card.

On the other hand, in such an apparatus as well, a high function such as a high processing speed to input/output data from/to an external apparatus or the like is required similarly to the case of a desk-top type personal computer or the like.

As mentioned above, however, in recent years, it is difficult to assure an installation space of the connector to input/output for an external device. In the conventional construction, there is a case of using a countermeasure such that the control of the external device and data input/output operation are executed or the like by using a serial communication connector. This is because an installation space for the serial communication connector is smaller than that for the external expansion bus connector since the serial communication connector has only a signal line.

According to the above method, however, the high-speed input/output operation cannot be executed by the communication using the serial communication connector. Such a method can be used for only an interface with a relatively low-speed external device such as printer, analog modem, or the like. It is difficult to apply the above method to an application field such that the memory of the IC card of a small capacity is expanded by connecting an external memory or the like.

### SUMMARY OF THE INVENTION

It is the first object of the invention that even in a small electronic apparatus having a limited installation space, the data input/output operation can be executed at a high speed by using an IC card interface.

The second object of the invention is to enable the input/output operation with an external device such as an external memory device or the like to be performed through pseudo card means connected under the same junction condition as that for the IC card connector.

### BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a perspective view showing an external view of a data processing apparatus employing the

invention;

Fig. 2 is a block diagram of a control system of the apparatus of Fig. 1;

Fig. 3 is a diagram of a table showing a pin arrangement of a junction portion on the pseudo IC card side;

Fig. 4 is a flowchart showing the operation of the apparatus of Fig. 1;

Fig. 5 is an explanatory diagram showing a data construction to distinguish between an IC card and a pseudo IC card;

Fig. 6 is a block diagram showing an embodiment of a different control system of the electronic apparatus;

Fig. 7 is a perspective view showing a state in which the invention is applied to an electronic camera;

Fig. 8 is a perspective view showing a construction of a conventional electronic apparatus; and

Fig. 9 is a block diagram showing a construction of a control system of the conventional electronic apparatus.

#### DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

The invention will be described in detail hereinbelow on the basis of an embodiment shown in the drawings. In the following description, the same or corresponding members as those of the conventional apparatus are designated by the same reference numerals and their detailed descriptions are omitted.

According to the invention, an external device (an expansion port of an external expansion memory device such as floppy disk, hard disk device, semiconductor memory, etc., another apparatus such as computer, word processor, etc., or the like) is connected to the data processing apparatus 90 by using an IC card interface.

As shown in Fig. 1, in an electronic apparatus using the invention, a pseudo IC card (second card) 1 is inserted into an IC card slot (inserting hole) and used in place of the IC card (first card) 50. The pseudo IC card 1 is constructed as a pseudo IC card section. The CPU of the data processing apparatus 90 executes the input/output operation to the same interface as the ordinary IC card 50 for the pseudo IC card 1, so that the CPU can perform the input/output operation to an external device 11.

The pseudo IC card 1 has a cable 8 to execute the input/output operation to the external device 11. The cable 8 is connected to the external device 11 through connectors 9 and 10. In the above construction, since the input/output interface between the pseudo IC card 1 and the external device 11 can be executed irrespective of the data processing apparatus 90 side, it can be performed by arbitrary means such as an SCII interface or the like.

Explanation will now be made hereinbelow with re-

spect to an example in which the external device 11 is constructed as an external expansion memory device such as floppy disk, hard disk device, semiconductor memory, or the like and supplements the capacity of the IC card and data is handled as if the apparent capacity of the IC card when it is seen from the data processing apparatus 90 increased.

In Fig. 2, in a manner similar to the conventional apparatus, the data processing apparatus 90 is constructed by the display 68, power source section 84, and key input section 86 and has the IC card connector 60 on the side wall of the apparatus main body at a position adjacent to the key input section.

In a manner similar to the conventional apparatus, internal circuits of the data processing apparatus 90 comprise: the RAM 82 to store data or utility softwares; the timer IC 81 which is used to calculate an execution period or an operation time; the key input controller 85 to convert a key input code from the key input section 86 into a code in a form which can be easily read by the CPU 65; the display controller 66 to convert display characters sent from the CPU 65 so as to be displayed by the display 68 such as LCD or plasma display; the KANJI (or Chinese characters) ROM 69 which is referred as necessary to convert the display characters to the display 68 into KANJI; the I/O controller 71 of a communication control IC such as an RS232C or the like for communication with the outside; the DMA controller 70 to control a DMA (direct memory access) from the I/O controller 71; and the like.

The apparatus of the invention differs from the conventional apparatus with respect to points that the pseudo IC card 1 is not constructed so as to use the self internal memory as in the IC card but has an external device controller 4 to control the input/output operation to the external device 11, an I/O driver 5, a mold member 6 to connect the cable 8 and the I/O driver 5, and a monitor 7 to assure the safety.

A buffer 3 receives an input/output signal for the apparatus main body from a junction portion 2 and electrically protects the internal circuits. The external device controller 4 converts the signal from the buffer into a signal timing of the external device. The I/O driver 5 is provided to execute the input/output operation to the external device 11 by a predetermined interface system (SCII or the like) which can accurately perform the communication between the external device controller 4 and the external device 11 even when the cable 8 is long to a certain extent.

Further, the monitor 7 monitors a power source voltage which is supplied from the data processing apparatus 90 to the pseudo IC card 1 through the junction portion 2 and gives a reset signal to the external device controller 4 at a time point when the power source voltage is lower than a predetermined voltage, thereby preventing a runaway of the CPU.

Fig. 3 is a table diagram showing a pin arrangement of two rows of the junction portion 2 of the pseudo IC

card 1 in order to connect the pseudo IC card 1 with the data processing apparatus 90. Numbers in the table indicate the pin numbers and each signal name is shown by a code which is generally used. For instance, GND indicates a ground potential;  $D_0$  to  $D_n$  denote bits of the data bus;  $A_0$  to  $A_n$  bits of the address bus; CS chip enable; and NC non-connection.

The operation in the above construction will now be explained with reference to Figs. 4 and 5. Fig. 4 shows a control procedure of the data processing apparatus 90 by the CPU 65.

When a power source is turned on in step S1 in Fig. 4, the CPU 65 starts the execution of the operating system software of the data processing apparatus stored in the ROM 83 and starts to check the function of each of the internal ICs.

In the next step S2, directory management data stored in the head address of the IC card 50 or pseudo IC card 1 as shown in Fig. 5 is read in order to automatically discriminate whether the IC card has been connected or the pseudo IC card has been connected to the IC card connector 60.

Fig. 5 shows information for the CPU 65 to handle the IC card 50 or pseudo IC card 1 as a file. Such information is stored into addresses 0 to 4 of the IC card 50 or pseudo IC card 1.

As shown in the diagram, different kinds of data are stored into those addresses by the IC card 50 or pseudo IC card 1.

Information (01 (hexadecimal notation) in the case where the device is an RAM card; 02 in the case of ROM card; F0 in the case of the pseudo IC card 1) indicative of the kind of IC card 50 or the distinguishment between the IC card 50 and the pseudo IC card 1 is stored into address 0.

In the case of the IC card 50, words (stored in addresses 1 and 2) indicative of the number of registered files and words (stored in addresses 3 and 4) indicative of the head address of the first file are stored into subsequent addresses 1 to 4. Necessary file location information is stored into the subsequent addresses.

In the case of the pseudo IC card 1, the head address of a device driver program to access to the pseudo IC card 1 stored in the ROM 83 on the apparatus main body side is stored into addresses 2 and 3.

In step S2, the data indicative of the kind of device in address 0 is read and when the data kind indicates the IC card, the processing routine advances to steps S3 and S5. An ordinary IC card control driver software written in the ROM 83 is loaded into the RAM 82. The CPU 65 sequentially executes programs stored in the RAM 82 and controls a method of giving a signal to the IC card connector and handles the IC card 50 as an ROM card or an RAM card. The above operations are substantially the same as those in the conventional apparatus.

On the other hand, in the case where the read directory management data indicates the pseudo IC card

in step S2, step S4 follows and the device driver program for the pseudo IC card control is loaded from the ROM 83 into the RAM 82. After that, in the run of the operating system in steps S6 to S8, the CPU 65 sequentially executes the programs in the RAM 82 and changes a method of giving signals to the IC card connector 60 to a method of giving control signals according to the kind of external device which is connected.

On the pseudo IC card 1 side, a high-speed communication by parallel transfer using the CPU bus is executed between the data processing apparatus 90 and the CPU 65. The external device controller 4 executes the necessary data conversion or interface conversion on the basis of the high-speed communication, thereby performing the input/output operation to the external device 11.

As mentioned above, the electronic apparatus can be used for expansion of an external memory or for control of an external device by using the IC card connecting portion of the data processing apparatus 90 through the pseudo IC card 1 in which the shape, signal arrangement, and characteristics are the same as those of the IC card section. Therefore, even in a small data processing apparatus such that there is no space enough to attach a connector terminal for expansion of an external memory and only a slot (inserting hole) of an IC card can be arranged, the transmission and reception of data with an external device can be realized by the high-speed parallel data transmission using the CPU bus.

In the above embodiment, the device driver program to execute the input/output operation to/from the pseudo IC card 1 is stored into the ROM 82 on the data processing apparatus 90 side. As shown in Fig. 6, however, it is also possible to construct in a manner such that an ROM 12 is provided for the pseudo IC card 1 and a device driver program to execute the interface which is peculiar to the pseudo IC card 1 is stored therein and is transferred to the RAM 82 on the apparatus main body side at the start of the program.

In the above case, when it is determined that the pseudo IC card 1 is connected in the discrimination about the device in step S2 in Fig. 4, for the access procedure, the device driver program is loaded not from the RAM 82 but from the ROM 12 in the pseudo IC card 1 in step S4.

According to the above construction, a device driver such that the use of the pseudo IC card 1 will not be presumed in future doesn't need to be stored into the main memory in vain. The main memory comprising the ROM and RAM on the main body side of the data processing apparatus 90 can be saved and effectively used.

Since the device driver program is stored in the pseudo IC card 1, the change and maintenance of the device driver program can be also easily performed.

Further, in the above embodiment, although the data processing apparatus has been considered as an electronic apparatus which handles characters such as

word processor, note-shaped personal computer, electronic pocketbook, or the like, the invention is also effective for all of apparatuses using an IC card such as electronic calculator which handles numerals, facsimile apparatus which handles a video image, electronic camera, and the like.

Fig. 7 shows a schematic diagram when the invention is applied to an IC card camera. Fig. 7 shows an electronic camera which stores photographed images into the IC card 50. Reference numeral 202 denotes a flash to photograph and 203 indicates a lens to photograph. The other construction of the camera mechanism is substantially the same as that of the conventional apparatus except a different point that in the control system of the camera, the portion which handles the interface of the IC card 50 is constructed as shown in Fig. 1 or 6 to thereby enable the pseudo IC card 1 as mentioned above to be connected.

According to the above construction, the external device 11 can be connected through the pseudo IC card 1 in place of the IC card 50 and the number of photographed images of about tens of images can be remarkably increased.

In the above embodiment, upon start of the program, the discrimination between the pseudo IC card 1 and the IC card 50 and the setting of the device driver are executed. Upon exchange of the pseudo IC card 1 and IC card 50, the discrimination about the device, the loading of the device driver, and the like can be also dynamically performed.

Further, in the above embodiment, the pseudo IC card 1 and the external device are connected by using the cable. However, the cable is not an indispensable element and the pseudo IC card 1 can be also directly attached to the external device.

As will be obviously understood from the above explanation, according to the invention, in an electronic apparatus in which a detachable IC card is connected to the IC card junction portion and the CPU bus of the electronic apparatus main body is connected to the IC card by the junction portion and the IC card is used as an external memory device, there is provided the pseudo card means having a junction portion which can be connected to the IC card junction portion of the electronic apparatus main body, and further, the pseudo card means has therein the control means for converting the data input/output interface between the electronic apparatus and the pseudo card means and the data input/output interface between a predetermined external device and the pseudo card means, and the data input/output operation is executed between the electronic apparatus main body and the external device through the pseudo card means. Therefore, there is an excellent advantage such that even in a small data processing apparatus in which the connector terminal for expansion of an external memory cannot be separately attached, the data input/output operation can be executed between the apparatus main body and an external device

at a high speed by using the bus of the IC card through the pseudo card means connected to the IC card junction portion.

A device detachably connected to an information processing apparatus, said device comprising first memory means for storing data, is characterized by second memory means for storing a device driver for said device, which will be loaded into said information processing apparatus.

#### Claims

1. A device detachably connected to an information processing apparatus, said device (11) comprising first memory means (3) for storing data; characterized by second memory means (12; 82) for storing a device driver for said device (11), which will be loaded into said information processing apparatus (90).
2. A device according to claim 1, characterized in that said device (11) comprises a random access memory card.
3. A device according to claim 1, characterized in that said device (11) comprises a read only memory card.
4. A device according to claim 1, characterized in that said device (11) comprises an input/output card (5) for inputting or outputting information between said information processing apparatus (90) and another information processing apparatus (1).
5. A device according to claim 1, characterized in that said device (11) comprises another information processing apparatus (1) which is connected to said information processing apparatus (90) via an interface cable (8).
6. A device according to claim 1, characterized in that said device driver comprises a program for controlling said device (11), and is executed in said information processing apparatus.
7. A device according to claim 1, characterized in that said device driver is loaded from said second memory means (12; 82) into said information processing apparatus (90) when said apparatus is turned on.
8. A device according to claim 1, characterized in that said device driver is loaded from said second memory means (12; 82) into said information processing apparatus (90) when said device (11) is

connected to said apparatus.

9. A device according to claim 1, characterized in that said first memory means (3) comprises a data memory.

5

10. A device according to claim 1, characterized in that said second memory means (12; 82) comprises a program memory.

10

15

20

25

30

35

40

45

50

55

6

FIG. 1




FIG. 2






FIG. 3

1ST ROW				2ND ROW			
NO.	SIGNAL	NO.	SIGNAL	NO.	SIGNAL	NO.	SIGNAL
1	GND	18	NC	35	GND	52	NC
2	D <sub>3</sub>	19	A <sub>16</sub>	36	$\overline{\text{LP}}_1$	53	NC
3	D <sub>4</sub>	20	A <sub>15</sub>	37	NC	54	NC
4	D <sub>5</sub>	21	A <sub>12</sub>	38	NC	55	*NC
5	D <sub>6</sub>	22	A <sub>7</sub>	39	NC	56	*NC
6	D <sub>7</sub>	23	A <sub>6</sub>	40	NC	57	*NC
7	$\overline{\text{CS}}_1$	24	A <sub>5</sub>	41	NC	58	NC
8	A <sub>10</sub>	25	A <sub>4</sub>	42	NC	59	NC
9	$\overline{\text{OE}}$	26	A <sub>3</sub>	43	NC	60	*NC
10	A <sub>11</sub>	27	A <sub>2</sub>	44	NC	61	*NC
11	A <sub>9</sub>	28	A <sub>1</sub>	45	CST	62	*NC
12	A <sub>8</sub>	29	A <sub>0</sub>	46	A <sub>17</sub>	63	BAT
13	A <sub>13</sub>	30	D <sub>0</sub>	47	A <sub>18</sub>	64	NC
14	A <sub>14</sub>	31	D <sub>1</sub>	48	A <sub>19</sub>	65	NC
15	R/ $\overline{\text{W}}$	32	D <sub>2</sub>	49	NC	66	NC
16	NC	33	WF	50	NC	67	$\overline{\text{LP}}_2$
17	V <sub>CC</sub>	34	GND	51	V <sub>CC</sub>	68	GND

FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9

